SoC Physical Design Engineer (M, F, D)
About the role
SoC Digital Physical Design Engineer responsible for block-level PnR, floor-planning, clock and power distribution, timing closure, power/EM/IR-drop/XTalk analysis, and layout verification for a complex SoC using new process technology. Participates in end-to-end physical design flow from netlist to GDS, with emphasis on schedule and design goals, in a highly collaborative, multicultural Apple environment.
Responsibilities
- Own block level PnR, floor-planning, clock and power distribution
- Involve with static timing closure using commercial tools
- Perform power and noise analysis (EM/IR-Drop/Xtalk) and layout verification (DRC/LVS)
- Develop and validate dedicated low-power clock network guidelines
- Resolve design/flow issues related to physical design and drive execution
- Create and maintain design guidelines and specs
- Implement design partitions (Netlist to final GDS) for a highly complex SoC using brand-new process technology
- Collaborate within Physical Design team to ensure successful tape-outs and meeting schedules
Qualifications
- MSEE or equivalent
- Hands-on experience with one of the Place & Route (PnR) tools (Synopsys / Cadence)
- Scripting/programming experience (Perl, TCL, Make)
- Experience with large SoC designs (>20M gates) and frequencies >1 GHz
- Verilog knowledge is a plus
- Excellent communication and teamwork in open, multicultural environment
- Familiarity with hierarchical/top-down design, timing/physical convergence
- Strong understanding of static timing analysis, clock/power distribution, RC extraction and correlation
- Experience with SoC practices including multiple voltage/clock domains, mixed-signal IP integration and I/O integration
Skills
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
More open roles at Apple
- Senior UI Software Engineer, Cocoa3d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology3d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer3d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (Seattle, WA) · Software and Services