CPU Top-Level Design Verification Engineer
Apple· Hardware
Santa Clara, CA$150.4k - $277.6kFull-timePosted 6mo ago
About the role
In this highly visible role at Apple, you will own the verification methodology, tools, and flow of a high-performance, lower-power processor design, interfacing with multiple disciplines to deliver high-quality products to millions of customers.
Responsibilities
- Work closely with verification engineers and RTL designers on defining effective verification methodology for low power complex processor design
- Develop test plans, test benches, and test environments
- Develop tests in assembly, and C/C++
- Drive and develop the tools and flows for advanced verification methodology
- Developing, verifying, and maintaining efficient testbench environments
- Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
Qualifications
- Minimum BS and 3+ years of relevant industry experience
- BS in Electrical Engineering, Computer Science, or Computer Engineering preferred
- Computer Architecture - Strong understanding of processor design, instruction set architectures, pipeline design, cache hierarchies, and memory systems
- RTL development - Experience creating efficient, synthesizable RTL code with understanding of timing closure, area optimization, and power-aware design techniques
- SystemVerilog - Proficiency in SystemVerilog including advanced features like interfaces, assertions, and verification constructs. Ability to write clean, maintainable HDL code for both design and verification
- Programming/scripting skills (C, C++, Python) - Strong software development capabilities for automation and tool development. C/C++ experience with embedded programming and hardware interfaces. Python proficiency for scripting, design automation, and EDA tool integration
- Problem solving skills - Analytical thinking and systematic approach to complex hardware design and verification challenges
- Testbench Setup and Build Experience - Experience with build systems, regression frameworks, and maintaining verification infrastructure. Ability to set up automated testing flows and integrate with continuous integration systems
- Random Regression and Failure Analysis Experience running large-scale random regression suites and systematically analyzing test failures. Skilled in debugging complex simulation issues, identifying root causes, and distinguishing between design bugs, testbench issues, and tool problems. Proficiency with waveform analysis and debug methodologies
- Driving Coverage Convergence Expertise - Experience developing coverage models, analyzing coverage gaps, and creating targeted tests to improve coverage metrics. Ability to work with design teams to achieve verification closure and sign-off criteria
- Be an outstanding teammate with excellent communication skills and the desire to address diverse challenges
Skills
Required:BS in Electrical Engineering, Computer Science, or Computer EngineeringComputer ArchitectureRTL developmentSystemVerilogC/C++PythonTestbench developmentDebug and failure analysisCoverage modelingCommunication and teamwork
Benefits
- Comprehensive medical and dental coverage
- retirement benefits
- range of discounted products and free services
- reimbursement for certain educational expenses — including tuition
- potential discretionary bonuses or commission payments
- relocation assistance
Last updated Aug 21, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services