CPU Design Verification Engineer
About the role
In this highly visible role, you will be at the center of a chip design effort collaborating with all disciplines, with a critical impact on getting functional products to millions of customers quickly. You will own the verification of a certain area of functionality in a CPU design and work closely with architecture and RTL designers to verify functional correctness, develop test plans, environments, tests, coverage monitors, and checkers.
Responsibilities
- Work closely with architecture and RTL designers on verifying the functional correctness of the design
- Develop test plans and test environments
- Develop tests in assembly, C, or vectors according to test plans
- Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
- Develop checkers and SystemVerilog or C-base transactors to verify the design
Qualifications
- Bachelor of Science or Engineering in Electrical Engineering, Computer Engineering, or Computer Science
- Internships or other academic project experience in hardware verification and/or design
- Academic experience in digital logic design, chip architecture, and microarchitecture
- Minimum BS
- Academic experience in CPU architecture
- Programming experience in at least one of the following languages: C, C++, or SystemVerilog
- Should be a great teammate with excellent communication skills and be able to work independently on the verification efforts for a block/area of the design
Skills
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services