← All roles

CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple· Hardware
Apply on company site
Hybrid (Beaverton, OR), Hybrid (Santa Clara, CA), Hybrid (Waltham, MA)$0Full-timePosted 6mo ago

About the role

Apple Silicon Engineering Group seeks an experienced CPU Microarchitect/RTL Engineer to drive architecture and RTL development of CPU front-end and/or out-of-order subsystems for high-performance cores.负责 micro-architecture development, RTL ownership, verification support, performance exploration, and design delivery within a multi-site team.

Responsibilities

  • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification
  • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals
  • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification
  • Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance
  • Design delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power
  • Minimum BS and 10+ years of relevant industry experience
  • Experience with microprocessor architecture
  • Experience with logic design principles with timing and power implications
  • Experience in Verilog or VHDL
  • Experience with simulators and waveform debugging process
  • Expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling, register renaming, out-of-order execution
  • Understanding of low power microarchitecture techniques
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
  • Experience in C or C++ programming
  • Experience using an interpretive language such as Perl or Python

Qualifications

  • Minimum BS and 10+ years of relevant industry experience
  • Experience with microprocessor architecture
  • Experience with logic design principles with timing and power implications
  • Experience in Verilog or VHDL
  • Experience with simulators and waveform debugging process
  • Expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling, register renaming, out-of-order execution
  • Understanding of low power microarchitecture techniques
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
  • Experience in C or C++ programming
  • Experience using an interpretive language such as Perl or Python

Skills

Required:Micro-architecture developmentRTL designVerilog or VHDLSimulation and waveform debuggingC or C++ programming
Nice to have:Python or PerlInstruction fetch/decodeBranch prediction
Last updated Jun 26, 2026. Interested? Apply on the company site.

About Apple

Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.

Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.

AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
Company profileWebsite

More open roles at Apple