CPU Implementation Engineer
Apple· Hardware
Austin, TXFull-timePosted 6mo ago
About the role
Apple Silicon Engineering Group (SEG) is hiring CPU block-level implementation engineers to own and participate in memory subsystem design, RTL-to-GDS flow, and physical design validation for timing, area, reliability, testability, and power.
Responsibilities
- Work extensively with Micro-architects to define memory subsystem, perform feasibility, make area, frequency, performance, power trade-offs and design and balance the pipeline stages.
- Drive RTL-to-GDS flow through synthesis and place-and-route targeting ambitious targets for power, performance, and area.
- Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power.
Qualifications
- Minimum BS and 10+ years of relevant industry experience
- Experience with scripting in Perl or TCL
- Familiarity with high performance microprocessor architecture
- Knowledge of logic design principles along with timing and power implications
- Understanding of low power microarchitecture and implementation techniques
- Design experience in deep sub-micron technologies and device physics
- Experience using synthesis & place-route tools
Skills
Required:Memory subsystem designRTL-to-GDS flowSynthesis & place-route toolingScriptingMicroprocessor architecture
Last updated Jun 26, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services