CPU Cache Microarchitect/RTL Engineer
Apple· Hardware
Hybrid (Beaverton, OR)Full-timePosted 6mo ago
About the role
Apple Silicon Engineering Group seeks an experienced CPU Cache Microarchitect/RTL Engineer to drive multi-level cache subsystem architecture and RTL development for multi-processor systems, contributing to high-performance, low-power CPU designs for Apple’s products.
Responsibilities
- Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification
- RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals
- Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification
- Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance
- Design delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power
Qualifications
- Minimum BS and 10+ years of relevant industry experience
- Experience with microprocessor architecture
- Experience with logic design principles with timing and power implications
- Experience in Verilog or VHDL
- Experience with simulators and waveform debugging process
- Expertise in one or more of the following areas: coherence protocols and interconnects, high performance (low latency, high bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock avoidance, SRAM design basics, multiple clock/power domains and power management strategies, prefetchers, replacement policies, debug capabilities, DFT strategies, error detection and correction
- Understanding of low power microarchitecture techniques
- Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
- Experience in C or C++ programming
- Experience using an interpretive language such as Perl or Python
Skills
Required:Microarchitecture developmentRTL designVerification
Nice to have:Coherence protocols and interconnectsPower management strategiesC/C++ programmingPython/Perl
Benefits
- [Learn more about benefits in Apple’s workplace](https://www.apple.com/careers/us/)
Last updated Jul 24, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services