SerDes Circuit Design Engineer
Apple· Hardware
Hybrid (San Francisco Bay Area)$129.3k - $225.3kFull-timePosted 6mo ago
About the role
Analog Mixed-Signal designer role focused on high-speed SerDes IP development for Apple’s SOCs. Collaborates with cross-functional teams to design, model, verify, and deliver high-performance AMS circuits for SerDes PHY, including Rx/Tx, CDR, biasing, clock generation, and calibration. Emphasizes end-to-end system understanding, PPA optimization, and collaboration with SOC, packaging, and board teams.
Responsibilities
- Develop high-performance and high-speed AMS circuits used in SerDes PHY (Rx, CDR, Tx, bias generator, high-speed clock generation and low-jitter distribution, analog signal chain, mixed-signal calibration and algorithms).
- Evaluate different circuit topologies to meet product requirements.
- Create block-level specifications and perform transistor-level implementation and behavioral modeling.
- Drive mask design to implement layout view of designs.
- Work with cross-functional teams (architecture, SIPI, packaging, board design, DFT, ESD) to ensure IP meets quality standards.
- Deliver IP views to SOC teams and communicate progress regularly.
Qualifications
- Bachelor's degree (minimum).
- Deep understanding of analog mixed-signal design with experience in high-speed serial links.
- Experience designing analog mixed-signal blocks (Bandgap, biasing circuits, LDOs, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters).
- Knowledge of mismatch mitigation, linearity, stability, low-power and low-noise techniques.
- Understanding of digitally assisted analog design concepts (background calibrations, LMS-based adaptive loops).
- Experience with high-speed digital circuits (serializer, deserializer, counters, dividers).
- Knowledge of Tx/Rx equalization techniques and circuits (CTLE, DFE, de-emphasis) for 64+ Gbps NRZ/PAM.
- Knowledge of CDR architectures and implementations.
- Experience with lab equipment and testing.
- Experience in Analog Mixed Signal circuit modeling and performance evaluation (SystemVerilog, Matlab, Python, VerilogAMS).
- Hands-on experience in advanced CMOS FinFET technologies.
- Experience with AMS IC development from definition to high-volume production (layout supervision, bench evaluation, correlation, characterization).
- Knowledge of timing closure and tools (Nanotime, Primetime).
- Experience in lab testing of high-speed serial I/O, debugging and data analysis.
- Knowledge of common high-speed SerDes protocols (PCIe, USB, DP, MPHY).
- Scripting and automation skills desirable.
Skills
Required:Analog mixed-signal designBandgap and biasing circuitsMatched device techniques, mismatch mitigationDigitally assisted analog designHigh-speed digital blocksTx/Rx equalization (CTLE, DFE, de-emphasis)CDR architecturesLab testing and measurementAMS IC development lifecycleTiming closure tools
Nice to have:Scripting/automation
Benefits
- Comprehensive medical and dental coverage
- Retirement benefits
- Discounted products and free services
- Tuition reimbursement for education
- Potential discretionary bonuses or commissions
- Relocation assistance
- Employee stock purchase plan eligibility
Last updated Jul 17, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services