Cellular 5G /4G Physical Layer Firmware Engineer
Apple· Hardware
Bengalurufull-timePosted 4mo ago
About the role
Senior embedded firmware engineer focused on 5G/4G physical layer for state-of-the-art cellular SoCs. Responsibilities span implementing 3GPP protocols, DSP algorithms, HW/SW interface design, pre-silicon validation, and tooling. Based in Bengaluru, India, reporting to a silicon design group within Apple’s modem team.
Responsibilities
- Implement key 3GPP protocols and control/data path processing algorithms with tight time, latency and energy budgets by interfacing to specialized cellular ASIC hardware.
- Examples of processing include 3GPP channels and procedures such as PDCCH, PDSCH, PBCH, PUCCH, PUSCH, PRACH, UL/DL HARQ, Tracking loops.
- Examples of 3GPP algorithmic areas include: Channel Estimation, Channel State Feedback, Interference Cancellation, Cell Search and Measurement, Beam Measurement.
- Work with systems engineers to refine signal processing algorithms for efficient firmware/hardware execution
- Work with silicon designers to define HW interfaces, processors, bus, DMA, accelerator, and memory subsystems.
- Specify, design, and implement the firmware architecture of an innovative mobile wireless communications system.
- Assist in the development of pre-silicon emulation systems/virtual platforms and use them for pre-silicon FW design and HW verification.
- Evaluate and implement pioneering tools for build, formal verification and test.
- Define methodologies and best practices.
- As a Senior Cellular 5G/4G Physical Layer Firmware Engineer, you will be at the center of the embedded 5G/4G/multimode cellular firmware effort within a silicon design group responsible for crafting and productizing state-of-the-art cellular SoCs.
- We are looking for someone with 10+ years experience across all aspects of embedded software development, who thrives in a dynamic multi-functional organisation, is not afraid to debate ideas openly, and is flexible enough to pivot on constantly evolving requirements.
Qualifications
- Experience with hardware control for physical layer 4G/5G data path processing
- Understanding of 5G and 4G 3GPP protocols
- Experience implementing digital signal processing algorithms using special purpose digital signal processing HW
- Strong understanding of linear algebra and digital signal processing principles
- Deep understanding of software engineering principles, and core computer science fundamentals
- Fundamental facility with C and C++, compilers, build and source code control tools
- Significant experience with memory constrained Real Time Operating Systems (RTOS) and concurrent programming
- Solid understanding of computer architecture with particular emphasis on the HW/SW interfaces of high speed communication subsystems
- Experience with silicon prototyping, emulation systems, and virtual platforms
- Proficiency debugging embedded software systems. Familiarity with UARTs, JTAG, and oscilloscopes
- Some mainstream OS application level development and Python or Perl scripting experience
- PhD/Master's/Bachelor’s degree in electrical engineering, electronics and telecommunications, computer engineering or computer science is required.
Skills
Required:3GPP protocol implementationDSP algorithm implementationC and C++RTOS experienceHW/SW interface designDebugging embedded systems
Last updated Jul 3, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services