SerDes Design and Validation Engineer
About the role
Lead system validation of mixed-signal SerDes IP, contributing to design, integration and validation of high-performance analog and mixed-signal circuits for SerDes PHY applications. Focus on receivers, transmitters, bias generators, clock generation/distribution networks, and analog DFT for PHY validation. Drive test plans, data analysis, and collaboration with production test teams to ensure robust IP design.
Responsibilities
- Ownership of SerDes system bring-up, validation and debug. This will involve a SerDes bring up in system environment, verifying basic operations, analyzing robustness and margins in system.
- Work with design teams to understand the architecture and define DFT needs to help enhance testability and first-time silicon success.
- Be involved in mixed-signal verification tasks to better understand the SerDes operation and interaction with higher level control logic.
Qualifications
- Minimum requirement of a bachelors degree.
- The ideal candidate should have experience in high-speed serial links with expertise in the following:
- Solid understanding and experience of designing analog mixed signal circuit blocks including Bandgap, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters.
- Solid understanding of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques.
- Solid understanding and experience with digitally assisted analog design concepts (e.g. background calibrations, LMS based adaptive loops).
- Hands-on experience to drive lab and production testing, debug, and data analysis
- Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization.
- Skills in scripting and automation to enhance efficiency are highly desirable.
- Experience in high-speed serial links, with knowledge of common high-speed SerDes protocols like PCIe, USB, DP, and MPHY.
- Knowledge of Tx/Rx equalization techniques and circuits, including CTLE, DFE, and de-emphasis, as well as CDR architectures and implementations.
- Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) is highly desired.
- Exposure to firmware assisted mixed signal IP development is desirable.
- Knowledge and inquisitiveness in AI/ML domains, and ability to apply the concepts for improved silicon performance, and also for productivity improvements in the design/validation of the IP
Skills
Benefits
- Apple is an equal opportunity employer that is committed to inclusion and diversity.
- We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
- Accessibility initiatives and accommodations information available through Apple
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services