CPU Microarchitect/RTL Engineer
Apple· Hardware
Hybrid (Austin)Full-timePosted 1mo ago
About the role
Engineer role in Apple’s Silicon Engineering Group focusing on architecture and RTL development of next generation CPUs, covering microarchitecture specification, RTL feature ownership, validation, performance exploration, and design delivery within a high-performance, low-power CPU design environment.
Responsibilities
- Microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification
- RTL feature ownership – development, assessment and refinement of new RTL features to target power, performance, area and timing goals
- Validation - support test bench development and simulation for functional and performance verification
- Performance exploration and correlation - explore high performance strategies and validate that the RTL design meets targeted performance
- Design delivery - work with multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power
Qualifications
- Minimum BS and 20+ years of relevant industry experience
- Experience with microprocessor architecture
- Experience with Verilog or VHDL
- Knowledge of logic design principles
- Expertise with one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling, register renaming, out-of-order execution, integer and floating point execution, load/store execution, or cache and memory subsystems
- Understanding of timing, power and area tradeoffs in CPU microarchitecture
- Understanding of low power and high performance microarchitecture techniques
- Experience using an interpretive language such as Perl or Python
- Experience with simulators and waveform debugging tools such as Verdi
Skills
Required:Microprocessor architectureVerilog or VHDLLogic design principlesTiming, power and area tradeoffsLow power and high performance microarchitecture techniquesPerl or PythonSimulators and waveform debugging tools (e.g., Verdi)
Nice to have:Instruction fetch and decode, branch prediction, instruction scheduling, register renaming, out-of-order execution, integer and floating point execution, load/store execution, cache/memory subsystems
Last updated Aug 28, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services