PMU Analog Layout Design Intern (m/f/d)
Apple· Hardware
Hybrid (Munich)internPosted 1mo ago
About the role
Internship in Custom Analog Layout supporting the Power Management team to develop analog ICs for Apple products, gaining exposure to full layout and verification flow in sub-micron CMOS technologies.
Responsibilities
- Support transistor-level layout of analog circuit blocks under guidance of experienced colleagues
- Assist with layout verification (DRC, LVS, PERC, DFM) using Siemens EDA Calibre
- Gain insight into block- and top-level floor-planning with the design team
- Analyse and document layout results and support design reviews
- Learn layout techniques for device matching, minimising parasitics, and power routing
Qualifications
- Currently enrolled student (m/f/d) in Electrical Engineering, Microelectronics, or a related field
- Basic knowledge of semiconductor technology / CMOS circuits from coursework or projects
- Analytical mindset, attention to detail, and enjoyment of precise, hands-on work
- Basic familiarity with Unix/Linux command-line environments
- English language fluency (written and verbal)
- Team player with strong communication skills for cross-disciplinary collaboration
Skills
Required:Analog layoutLayout verification (DRC, LVS, PERC, DFM)
Nice to have:Floor-planningDevice matching, parasitics minimisation, power routing
Last updated Sep 4, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services