Verification Engineer
MARKHAMCA$128k - CA$192kFull-timePosted 1mo ago
About the role
Verification Engineer role at AMD focused on leading and contributing to verification of Network on Chip (NoC) IPs, subsystems, and SoCs using SystemVerilog/UVM, with a blend of simulation and formal verification methods.
Responsibilities
- Lead and Plan verification of complex digital design blocks by fully understanding the architecture and design specifications
- Interact with architects and design engineers to create a comprehensive verification test plan
- Design and architect testbenches in System Verilog and UVM to complete verification of the design in an efficient manner
- Create and enhance constrained-random and/or directed verification environments, and formally verify designs with System Verilog Assertions (SVA) and industry leading formal tools
- Debug tests with design engineers to deliver functionally correct design blocks
- Identify and write coverage measures for stimulus quality improvements
- Perform coverage analysis to identify verification holes and achieve closure on coverage metrics
Qualifications
- Bachelors or Masters degree in computer engineering/Electrical Engineering
Skills
Required:SystemVerilogUVMConstraint-randomCoverage-driven verificationDebuggingCollaboration
Nice to have:Formal verificationSystemVerilog Assertions (SVA)
Benefits
- AMD benefits at a glance
Last updated Oct 22, 2026. Interested? Apply on the company site.
About AMD
together we advance_AI
AMD delivers leadership high-performance and adaptive computing solutions to advance data center AI, AI PCs, intelligent edge devices, gaming, & beyond.
AIData CenterHigh-Performance ComputingGamingEdge Devices
More open roles at AMD
- System Thermal Design Staff Engineer4d agoPenang, Malaysia · Engineering
- PD Engineer4d agoHybrid (Bangalore) · Engineering
- PD Engineer4d agoBangalore · Engineering
- Low-Power & CDC Verification Engineer4d agoSanta Clara, California · Engineering
- Technical Program Manager4d agoShanghai · Engineering