Circuit Design Intern (m/f/d)
Apple· Hardware
Hybrid (Munich)internPosted 1mo ago
About the role
Internship role in Apple’s custom circuits group focused on transistor-level circuit design, layout parasitic optimization, and collaboration across teams to ensure IP production and quality in submicron CMOS technologies.
Responsibilities
- Work on new cell architectures and optimization for PPA improvement
- Analyse layout and identify parasitic reducing options to improve cell PPA
- Be involved in technical discussions on new standard cell circuit development
- Collaborate with different teams to ensure IP production and quality is met
Qualifications
- Currently enrolled in your penultimate year of studies in a CE, EE, CS or related field (or your final year for an internship which is required to complete your course)
- You must be enrolled as a student for the full duration of the internship.
- Fluent English language skills (written and verbal)
Skills
Required:CMOS circuitsLayout designSPICE simulatorsScripting languagesAnalytical thinkingCollaboration
Benefits
- Not specified in the description
Last updated Sep 11, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services