← All roles

Memory PHY - Technical Lead

AMD· Engineering
Apply on company site
Hybrid (Austin, TX)$144.8k - $217.2kFull-timePosted 4w ago

About the role

Technical lead role focused on integration and support of 3rd party Memory/Serdes PHY and mixed-signal IP across AMD products, coordinating with IP vendors, SoC teams, and post-silicon validation.

Responsibilities

  • Serve as the AMD technical owner for selected third-party Memory/Serdes PHY and mixed-signal IP across multiple product programs.
  • Provide technical leadership for the IP/PHY throughout the product lifecycle, from architecture --> integration --> post-silicon validation --> production.
  • Collaborate directly with third-party IP vendors to support IP evaluation, design transfer, release collateral, and integration into AMD SoCs; working closely with the Technical Project Manager.
  • Partner with SoC integration teams to ensure electrical, logical, and physical quality of IP integration.
  • Drive system-level architectural decisions by balancing performance, power, area, cost, and implementation constraints.
  • Interpret industry standards and customer requirements, translating them into silicon, package, PCB, and validation specifications.
  • Support package and PCB design teams with signal integrity and power integrity analysis, debug, and optimization; Partnering with SI/PI experts within AMD.
  • Evaluate new PHY and mixed-signal IP technologies for licensing and adoption.
  • Partner with post-silicon validation teams in directing first-silicon bring-up, debug, characterization, compliance testing, ATE production test support, and customer issue resolution.
  • Analyze post-silicon results and drive improvements to future PHY architectures, design methodologies, and IP development processes.
  • Provide technical guidance across the hardware development lifecycle, leveraging understanding of transistor-level design, system architecture, and SoC integration.

Qualifications

  • B.S. or M.S. Electrical Engineering preferred
  • Strong experience designing high-speed mixed-signal IP, ideally with system-level architecture experience.
  • Breadth of knowledge across the full IP hardware development process (or strong interest in developing it) and experience with integration IP into an SOC
  • Design knowledge of high-speed I/O SerDes or Memory PHY architectures and blocks, plus general mixed-signal IP (CTLE, FFE, DFE, VGA, CDR, PLL/DLL, TX driver, EMC, GPIO, etc.)
  • Experience with interface protocols like HBM, LPDDR, DDR, GDDR, PCIe, Ethernet, USB, DisplayPort, HDMI, MIPI etc.
  • Experience with advanced FinFET technologies at and below 7nm.
  • Basic understanding of RTL, logic design, and digital circuits
  • Python and/or Perl programming desirable; UNIX familiarity
  • Laboratory experience with BERT, oscilloscope, logic analyzer, etc. desirable
  • Strong analytical/problem solving skills, ability to learn quickly, attention to detail
  • Good teamwork and oral and written communications skills

Skills

Required:Technical ownership of third-party IPIP lifecycle leadershipIP integration with SoCs
Nice to have:Signal integrity / power integrity analysisProgramming/scripting

Benefits

  • AMD benefits at a glance (described in the posting)
Last updated Oct 22, 2026. Interested? Apply on the company site.
AMD logo

About AMD

together we advance_AI

AMD delivers leadership high-performance and adaptive computing solutions to advance data center AI, AI PCs, intelligent edge devices, gaming, & beyond.

AIData CenterHigh-Performance ComputingGamingEdge Devices
Company profileWebsite

More open roles at AMD