SoC Physical Design Engineer, PnR
About the role
In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC utilizing innovative process technology. You will collaborate with architecture, CAD, timing and logic design teams to deliver best in class designs, handling floorplanning, place and route, timing and physical design verification, and signoff closure for partitions.
Responsibilities
- Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.
- Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.
- Timing, physical and electrical verification, and driving the signoff closure for the partitions.
- Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.
Qualifications
- Minimum BS with 0+ years experience.
- Basic understanding of logic gates.
- Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
Skills
Benefits
- Comprehensive medical and dental coverage
- retirement benefits
- range of discounted products and free services
- education reimbursement for certain educational expenses — including tuition
- discretionary bonuses or commission payments (possible)
- relocation (possible)
- employee stock programs (RSUs, stock purchase plan)
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
More open roles at Apple
- Senior UI Software Engineer, Cocoa2d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology2d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer2d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency2d agoHybrid (Seattle, WA) · Software and Services