← All roles

Lead Physical Design Engineer

AMD· Engineering
Apply on company site
BangaloreFull-timePosted 2w ago

About the role

Senior Silicon Design Engineer focused on EMIR (Electromigration and IR Drop) analysis for high-performance SoC designs, driving EMIR signoff, Flow development, and collaboration across Physical Design, Power, and Package teams.

Responsibilities

  • Perform static and dynamic IR-drop and Electromigration analysis using industry-standard EMIR tools such as Ansys RedHawk-SC and Cadence Voltus for complex SoC designs.
  • Develop, maintain, and validate EMIR flows and analysis setups across different stages of the physical design cycle.
  • Perform power-grid validation and identify weak-grid regions, voltage-drop hotspots, current-density violations, and power connectivity issues.
  • Validate EMIR database quality and input data integrity, and identify setup or data-related issues that could impact the accuracy and quality of EMIR analysis.
  • Perform detailed root-cause analysis of EMIR violations and provide actionable recommendations to Physical Design and other related teams.
  • Work closely with Physical Design teams to drive power-grid optimization, via enhancement, metal strengthening, floorplan updates, placement optimization, and ECO-based fixes.
  • Analyze EMIR challenges associated with voltage islands, multiple power domains, power-domain boundaries, bump distribution, and power-grid connectivity.
  • Identify critical issues early in the design cycle that may require floorplan, bump, or power-grid architecture changes.
  • Analyze results across multiple design iterations to identify new violations, regressions, and unexpected changes, and drive them toward resolution.
  • Work closely with design teams to determine whether identified EMIR issues can be addressed through ECO changes or require more significant power-grid/design modifications.
  • Drive assigned blocks/subsystems toward EMIR signoff and design convergence, while meeting project quality and schedule requirements.
  • Develop and improve automation for EMIR flow execution, data processing, analysis, debug, and reporting.
  • Collaborate effectively with cross-functional teams and provide technical guidance and support on EMIR related issues.
  • Contribute to continuous improvement of EMIR methodologies, checks, best practices, and design closure processes.

Qualifications

  • 7+ Years of hands-on experience in ASIC/SoC Physical Design with significant experience in EMIR analysis and signoff.
  • Strong hands-on experience with Ansys RedHawk-SC and/or Cadence Voltus for Electromigration and IR-drop analysis. Experience with both tools is highly preferred.
  • Strong understanding of Power Delivery Networks (PDN), static IR drop, dynamic IR drop, Electromigration, current density, and power-grid reliability.
  • Experience with EMIR flow setup, database validation, debug, analysis, and signoff closure.
  • Strong understanding of the impact of floorplan, placement, routing, power-grid design, vias, and bumps on EMIR.
  • Experience in debugging EMIR violations and providing effective and practical design recommendations for issue resolution.
  • Good understanding of multi-voltage designs, voltage islands, and power-domain interactions.
  • Experience in power-grid robustness analysis and validation and identifying potential design weaknesses early in the implementation cycle.
  • Familiarity with physical design inputs and data such as LEF/DEF, parasitics, power/activity data, technology files, power intent, and design databases.
  • Good understanding of the overall ASIC Physical Design flow from floorplanning through implementation, ECO, and signoff.
  • Experience with scripting languages such as Python, Tcl, Perl, and/or Shell for flow automation, data analysis, reporting, and productivity improvement.
  • Experience working on advanced-node, high-performance, or large-scale SoC designs is preferred.
  • Experience with hierarchical/block-to-top EMIR analysis methodologies is an added advantage.
  • Exposure to chip/package power-integrity interactions, bump planning, and package-related power delivery considerations is preferred.
  • Ability to independently analyze large amounts of EMIR data, identify trends and systematic issues, and drive corrective actions.

Skills

Required:EMIR analysisAnsys RedHawk-SCCadence VoltusPower Delivery NetworksFloorplanning / placement / routingPython/Tcl/Shell scripting

Benefits

  • Benefits offered are described: AMD benefits at a glance.
Last updated Oct 22, 2026. Interested? Apply on the company site.
AMD logo

About AMD

together we advance_AI

AMD delivers leadership high-performance and adaptive computing solutions to advance data center AI, AI PCs, intelligent edge devices, gaming, & beyond.

AIData CenterHigh-Performance ComputingGamingEdge Devices
Company profileWebsite

More open roles at AMD