ASIC Design Engineering Lead - SoC IP DMA
Apple· Hardware
Sunnyvale, CA$216.2k - $394kFull-timePosted 2w ago
About the role
Hands-on ASIC Design Engineering Lead at Apple, guiding a team centered on SoC IP DMA design. Balances people management with technical leadership across front-end design (microarchitecture, RTL, debug), ensuring silicon-ready quality and fostering collaboration, learning, and engineering excellence.
Responsibilities
- Lead a team of engineers through the full front-end design cycle (microarchitecture, RTL delivery, debug).
- Provide high-level technical guidance, drive micro-architectural decisions, review team work, and ensure quality across the design activity.
- Drive development of design infrastructure, automation, and strategic use of AI and other emerging tools.
- Act as hands-on contributor across micro-architecture, RTL design, verification strategy, debug, and infrastructure development.
- Scope features, generate effort/area/power estimates, and create bottom-up project schedules and resourcing plans.
- Partner with architecture, IP integration, chip integration, design verification, and formal verification teams to align on plans and milestones.
- Track execution, surface and resolve risks early, communicate with management and stakeholders.
- Lead, mentor, and grow a team of engineers; invest in technical and professional development of each member.
- Foster a team culture focused on collaboration, intellectual honesty, design/idea sharing, and growth mindset.
- Manage interpersonal dynamics and build strong relationships within the team and with cross-functional partners.
Qualifications
- BS and a minimum of 20 years relevant industry experience
- 10+ years of hands-on experience in front-end ASIC design
- Experience in technical leadership: accountable for multi-person deliverables, setting technical direction, and interfacing with management and cross-functional partners
- Experience managing people on a team strongly desired
- Outstanding written and verbal communication skills and cross-functional collaboration instincts
- Excellent project planning and execution skills: bottom-up scheduling, effort, area, and power estimation, milestone planning and execution, and resource management
- Solid understanding of SoC architecture and high-performance designs, particularly for high-speed networking, AI/ML compute, image and video processing, and/or memory subsystems
- Understanding of design concepts including arbitration, flow control, address translation, caching, bandwidth, pipelining, real-time QoS, and AMBA protocols (AXI, APB, etc)
- Understanding of low-power design techniques including clock gating, power gating, and logic depth; timing optimization and high-frequency design
- Track record of driving innovation through tools, infrastructure, automation, and strategic use of emerging technologies including AI
- Formal verification experience a plus
Skills
Required:Leadership and people managementFront-end ASIC designArchitecture collaboration
Benefits
- Comprehensive medical and dental coverage
- Retirement benefits
- Discounted products and free services
- Educational expense reimbursement (tuition)
- Discretionary bonuses or commission potential
- Relocation assistance possibly available
Last updated Oct 9, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa3d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology3d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer3d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (Seattle, WA) · Software and Services