Digital ASIC Architect
Apple· Hardware
Hybrid (San Diego, CA / San Francisco Bay Area, CA / Austin, TX)$175k - $308.5kfull-timePosted 2w ago
About the role
Define the digital architecture behind Apple's motion sensing ASICs, from concept through silicon, to deliver best-in-class sensing experiences across Apple products. Lead cross-functional collaboration, model architectures, and author detailed specifications to drive IC development and mass production.
Responsibilities
- Define the digital architecture needed to achieve the module ERS, including evaluation and down-selection of processor, DSP, memory, and interface IP and topologies against performance/power/area/risk
- Perform trade-off analysis and interface with the Analog ASIC Architect, MEMS Architect, Firmware Lead, and SoC team for system-level architectural decision making
- Define hardware/firmware partitioning, memory hierarchy, bus topology, clock and power domain structure, and peripheral integration
- Lead digital architecture reviews with vendor and internal stakeholders
- Develop sensing algorithms and signal processing pipelines, and build high-level models in MATLAB, Python, or SystemC to predict performance before RTL exists
- Co-simulate digital with a behavioral analog front-end and MEMS model to validate full system interaction, then correlate models against first silicon to close the loop for the next iteration
- Author IP-level and IC-level specifications that anchor design, verification, and characterization, including: Processor, DSP, memory, bus, and custom control-engine requirements; Clocking, reset, power management, and I/O / peripheral specs; Host SoC and sensor AFE interface definitions
- Drive defect root cause analysis and resolution from bring-up through mass production
- Document architectural assumptions, open items, known risks, and waiver justifications for tape-out readiness sign-off
- Communicate program status, technical issues, risks, and mitigation plans clearly and concisely
- Minimal business travel as needed to support product development
Qualifications
- BS in Electrical Engineering or related field with a minimum of 10 years of relevant industry experience
- Excellent written and verbal communication skills
- Deep expertise in digital ASIC architecture for sensor or mixed-signal systems, including processor and DSP sub-system definition, memory and bus architecture, and custom control engine micro-architecture
- Proven track record of defining and taping out high-volume, complex digital and mixed-signal ICs from architecture through production
- Strong foundation in system-level design, requirements development, and hardware/firmware partitioning for sensing or low-power embedded applications
- Experience developing sensing algorithms and signal processing pipelines, with the modeling skills to evaluate them before silicon
- Experience with IC bring-up, silicon characterization, and system-level debug
- Proficiency in MATLAB, Python, C/C++, or SystemC for high-level modeling and simulation
Skills
Required:Digital ASIC architectureSystem-level design and hardware/firmware partitioningSensing algorithms and signal processing pipelinesModeling and high-level simulation
Benefits
- Comprehensive medical and dental coverage
- retirement benefits
- discounted products and free services
- reimbursement for certain educational expenses
- discretionary bonuses or commission payments (possible)
- relocation assistance (possible)
Last updated Oct 9, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa3d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology3d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer3d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (Seattle, WA) · Software and Services