Analog Layout Automation Engineer
Apple· Hardware
Hybrid (Beaverton, Austin, Cupertino, Melbourne, Waltham)Full-timePosted 2w ago
About the role
Join Apple's Silicon Engineering Group (SEG) to shape next-generation SoCs. Seek an Analog Layout Automation Engineer to advance analog/mixed-signal (AMS) circuits (e.g., SerDes, PLLs, sensors) with a focus on automation and AI/ML techniques for design efficiency and optimization.
Responsibilities
- Convert design concepts into silicon by collaborating with circuit designers and using advanced CAD tools (including AI-powered) to create high-performance analog and mixed-signal layouts.
- Review floor plans, analyze circuits, run verification suites, and resolve LVS/DRC/ERC issues to deliver next-generation SOCs.
- Drive automation by developing scripts, improving workflows, and applying AI/ML for layout optimization, verification acceleration, advanced modeling, intelligent quality metrics, reduced manual effort, and data-driven design insights.
Qualifications
- BS and a minimum of 10 years relevant industry experience.
- Experience designing analog and mixed-signal layouts in deep-submicron CMOS and FinFET technologies.
- Strong programming/scripting skills in SKILL, Perl, TCL, Shell, and/or Python, with emphasis on layout automation, productivity tooling, and data analysis.
- Solid understanding of supervised and self-supervised learning, convolutional neural networks (CNNs), and core training concepts such as loss functions, backpropagation, and optimization.
- Hands-on experience with PyTorch for model development and experimentation.
- Demonstrated ability to automate layout tasks, flows, and quality checks using scripting and CAD tools.
- Proven record in implementing high-quality analog layouts with tight device matching, low noise, and low power consumption.
- Familiarity with failure-prone circuit/layout structures, analog and DFM best practices, and the ability to diagnose and resolve layout-related issues.
- Strong proficiency in custom and standard-cell floor planning, hierarchical layout assembly, and physical integration.
- Understanding of image processing fundamentals, spatial representations, multi-channel image handling, segmentation, and object detection concepts.
- Technical understanding of IR drop, RC delay, electromigration, self-heating, coupling capacitance, and related reliability concerns.
- High proficiency in interpreting physical verification reports, including DRC, ERC, and LVS.
- Experience using advanced Cadence Virtuoso features (XL, EAD, APR, Constraint Manager), and familiarity with Cadence Innovus.
- Experience with CAD automation workflows and PCell creation.
- Excellent communication skills and the ability to work effectively with cross-functional teams.
Skills
Required:Analogue/mixed-signal layout designScripting and automationMachine learning / AI for EDACadence toolsDesign verificationFloorplanning / physical integrationReliability and DFMCommunication
Benefits
- Apple is an equal opportunity employer committed to inclusion and diversity. Encourages applications regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other protected characteristics.
- Accessibility and accommodations information provided in linked resources.
Last updated Oct 16, 2026. Interested? Apply on the company site.
About Apple
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
Discover the innovative world of Apple and shop everything iPhone, iPad, Apple Watch, Mac, and Apple TV, plus explore accessories, entertainment, and expert device support.
AirPods Max 2Apple ArcadeApple CardApple Fitness+Apple MusicApple TVApple TV+Apple Watch Series 11
More open roles at Apple
- Senior UI Software Engineer, Cocoa3d agoCupertino, CA · Software and Services
- AIML - Machine Learning Engineer, Visual Intelligence Technology3d agoHybrid (Cupertino/Santa Clara/SSeattle area (3 work locations)) · Visual Intelligence Technology
- Physical Design Methodology CAD Engineer3d agoHybrid (Sunnyvale, California), Hybrid (Austin, Texas) +3 more · Hardware Technology CAD team / Silicon Technologies group
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (San Diego, CA) · Software and Services
- Sr. ML Optimization Engineer, ASE Efficiency3d agoHybrid (Seattle, WA) · Software and Services