IOHUB Design Verification Engineer
Hybrid (Markham, ON or Vancouver, BC)CA$128kFull-timePosted 1w ago
About the role
Role focusing on IOHUB (IOHUB Core and IOMMU) verification strategy, test plan development, and collaboration with global teams to verify PCIe/I/O interfaces for AMD NBIO IP across multiple product lines.
Responsibilities
- Define the IOHUB verification strategy and scope.
- Develop the IOHUB test plan, implement DRVR, and drive verification closure.
- Work closely with the Design and Architecture teams to develop new verification components.
- Organize and attend conference calls with global teams for strategy alignment, status synchronization, and related activities.
Qualifications
- Master’s degree in electrical engineering and digital ASIC or SoC design verification experience, or
- Bachelor’s degree in electrical engineering and digital ASIC or SoC design verification experience.
Skills
Required:UVMVerilog/SystemVerilogConstrained-random verificationCoverage-based verificationTeam collaboration
Nice to have:SystemCPSL/SVA assertionsVerification planningAI assistant development
Benefits
- AMD benefits at a glance (link provided in job description)
Last updated Oct 22, 2026. Interested? Apply on the company site.
About AMD
together we advance_AI
AMD delivers leadership high-performance and adaptive computing solutions to advance data center AI, AI PCs, intelligent edge devices, gaming, & beyond.
AIData CenterHigh-Performance ComputingGamingEdge Devices
More open roles at AMD
- System Thermal Design Staff Engineer5d agoPenang, Malaysia · Engineering
- PD Engineer5d agoHybrid (Bangalore) · Engineering
- PD Engineer5d agoBangalore · Engineering
- Low-Power & CDC Verification Engineer5d agoSanta Clara, California · Engineering
- Technical Program Manager5d agoShanghai · Engineering