LEAD PLATFORM EMULATION ENGINEER
BangaloreFull-timePosted 1w ago
About the role
Senior role to plan, build, verify, validate/emulate, and debug new and existing features for AMD’s System-on-Chip (SOC) emulation environments. Lead an emulation team, collaborate across design, verification, firmware, and architecture, and drive pre-silicon emulation methodologies with a focus on bug-free SOC designs and robust firmware/BIOS integration.
Responsibilities
- Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
- Drive Emulation Methodologies, SOC Design Model and Test Architecture for full chip SOC and hybrid models
- Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
- Estimate the time required to write the new feature tests and any required changes to the test environment
- Build the directed Pre-Silicon Emulation tests
- Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test or infra issues
- Responsible for writing directed tests to verify features in a co-simulated and emulated/FPGA hardware environment
- Responsible for writing monitors and checkers to support end-to-end firmware/hardware validation
- Responsible for running emulator workloads to test new features and debug technical issues using logs, waveform dumps and RTL debug
- Use AI for hardware debug, improve execution and emulation capacity efficiency and automation
Qualifications
- Bachelor’s or Master’s degree in Computer/Electronics/Electrical Engineering with 18+ years of experience
- Exposure to SOC architecture (preferred X86)
- Experience with BIOS/OS bring up on full X86 SOC emulation platform
- Proficient in IP level ASIC verification, experience working with CPU, GPU, and Memory subsystem
- Proficient in debugging firmware and RTL code using simulation tools
- Good understanding of PCIe/USB/Ethernet standards; safety concepts/IPs
- Hands-on experience on Zebu/Palladium/Veloce platform to bring-up SOC
- SOC design model build experience
- Experienced with Verilog, System Verilog, C, and C++
- Experience in writing and debugging testbenches
- Scripting language experience: Perl, Ruby, Makefile, shell preferred
- Experience on debugging SOC IO interfaces with Transactor solutions in Emulation platform
- Think differently and out of the box to stress the DUT in Emulation platform and verify it in efficient way
- Should be open to learning verification methodologies and working closely with design, verification, validation, architecture and firmware teams
- Excellent communication, management, and presentation skills
- Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
Skills
Required:SOC architecture understandingBIOS/OS bring up on X86 SOC emulationASIC verificationFirmware/RTL debuggingEMulation toolsVerilog / SystemVerilogTestbenches
Nice to have:Scripting
Benefits
- AMD benefits at a glance
Last updated Oct 15, 2026. Interested? Apply on the company site.
About AMD
together we advance_AI
AMD delivers leadership high-performance and adaptive computing solutions to advance data center AI, AI PCs, intelligent edge devices, gaming, & beyond.
AIData CenterHigh-Performance ComputingGamingEdge Devices
More open roles at AMD
- System Thermal Design Staff Engineer5d agoPenang, Malaysia · Engineering
- PD Engineer5d agoHybrid (Bangalore) · Engineering
- PD Engineer5d agoBangalore · Engineering
- Low-Power & CDC Verification Engineer5d agoSanta Clara, California · Engineering
- Technical Program Manager5d agoShanghai · Engineering