Design Verification Engineer - SoC
San Jose$150k - $350kFull-timePosted 3mo ago
About the role
Design Verification Engineer to join the Systems/Performance Verification team verifying perf features of custom IPs (systolic arrays, DMA engines, NoCs), collaborating with architects, RTL, and SW/FW/emulation teams to validate correctness and performance across the hardware-software stack.
Responsibilities
- Work closely with architects and RTL designers on verifying the performance features of the design and correlating with performance models (both pre-silicon and post-silicon).
- Work closely with software and application developers on identifying performance bottlenecks and tuning the software.
- Develop test plans and test infrastructure/tools for performance tuning, correlation, and verification.
- Improve and maintain the architectural performance models.
- Develop tests in SystemVerilog, Python, or vectors to debug and correlate the RTL and performance model.
- Develop SystemVerilog or Python-based checkers for verifying the performance features.
- Develop coverage monitors and analyze coverage to ensure all performance features are covered.
- Debug performance issues and conduct performance tuning on silicon.
- Drive end-to-end performance tuning, ensuring optimal hardware utilization, software efficiency, and architectural alignment across the ASIC design lifecycle.
Qualifications
- Strong understanding of digital design, RTL, and ASIC design flows.
- Hands-on experience with performance verification, simulation, and modeling.
- Comfortable developing checkers, coverage monitors, and testbenches in SystemVerilog.
- Skilled in writing Python scripts for automation, data analysis, and performance modeling.
- Experience building and maintaining performance models for chip subsystems.
- Understanding of memory hierarchies, pipelines, interconnects, and compute accelerators.
- Familiarity with performance bottleneck analysis, compiler optimizations, and workload tuning
- Some exposure to kernel level performance metrics and profiling tools.
Skills
Required:Digital design and RTLPerformance verificationSystemVerilogPython scriptingPerformance modelingMemory hierarchies and pipelinesPerformance bottleneck analysis
Nice to have:Kernel performance metrics
Benefits
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Housing subsidy of $2.5k per month for those living within walking distance of the office
- Relocation support for those moving to San Jose (Santana Row)
- Various wellness benefits covering fitness, mental health, and more
- Daily lunch + dinner in our office
- Unlimited compute budget subject to ROI justification
Last updated Oct 15, 2026. Interested? Apply on the company site.
About Etched
Etched is building frontier inference clusters: co-designs chips, racks, software and manufacturing to push the pareto frontier for AI hardware.
frontier inference clustersAI hardwarechipsrackssoftwaremanufacturingparto frontier
More open roles at Etched
- Research Engineer, RL Frontiers4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Hardware)4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (ASIC)4d agoSan Jose · Software