← All roles

Senior Logical Design Engineer

Fractile· Silicon
Apply on company site
Hybrid (London)full-timePosted 3mo ago

About the role

Senior RTL Design Engineer to develop and optimize Register Transfer Level (RTL) designs for high-performance, power-efficient digital systems. Involves full lifecycle work from specifications to verification and collaboration with cross-functional teams.

Responsibilities

  • Develop and maintain RTL specifications for digital designs, ensuring clarity and accuracy.
  • Implement complex design modules with a focus on performance, power, and area efficiency.
  • Take ownership of design tasks, including planning, execution, and delivery of work packages.
  • Define design tasks for the project, including partitioning, interface specifications, and module definitions.
  • Collaborate with verification engineers to ensure functional correctness through simulation and formal verification.
  • Work closely with physical design engineers and verification teams to ensure seamless integration of the design.
  • Document RTL design methodologies, module interfaces, and functional requirements.
  • Ensure adherence to coding standards, best practices, and maintainability guidelines.

Qualifications

  • Education: Bachelor’s, Master’s, or Ph.D. in Electrical Engineering, Computer Engineering, or a related field.

Skills

Required:RTL designPipelining
Nice to have:Clock-domain crossingPower gating

Benefits

  • Private Medical, Dental and Vision
  • Contributory Pension
  • 25 Days holiday plus bank holidays and Life/Critical Illness Insurance
  • Equity & Ownership
  • Diverse & fun office environment and commitment to equal employment opportunity
Last updated Jul 23, 2026. Interested? Apply on the company site.
Fractile logo

About Fractile

Radically Accelerate Frontier Model Inference

Fractile is designing AI compute systems that will enable the next generation of AI scaling: frontier model inference, 25x faster, at 1/10th the cost.

frontier model inferenceAI computecompute systemsAI scalinginference hardwareprocessor innovation

More open roles at Fractile