Physical Design Engineer - Full Chip Implementation
San Jose$200k - $375kFull-timePosted 2mo ago
About the role
Etched is building frontier AI hardware focused on inference. The role covers full-chip physical design implementation, including floorplanning, P&R, clocking, timing analysis, PV, and sign-off from synthesis to GDSII, with emphasis on aggressive PPA optimization and rapid iteration with RTL.
Responsibilities
- Own full-chip clocking across all PVT corners and modes.
- Manage MMMC timing closure at the top level.
- Own timing constraints and hierarchical timing budgeting between top level and blocks.
- Drive functional and timing ECO closure and achieve final timing signoff for tapeout.
- Own end-to-end physical verification closure at block, sub-system, and full-chip level across DRC, LVS, ERC, antenna, density, fill, and top-level integration.
- Debug complex PV violations across layout, routing, macros, IP, power grid, rule decks, and tool or setup issues, and fix violations directly in layout using Innovus.
- Build a repeatable, tapeout-ready PV methodology with clean runs, waiver discipline, version control, triage, and final signoff reviews.
Qualifications
- 10+ years of previous experience with chip planning, top level PD, floorplanning
- Experience with top-level and full-chip closure on advanced process nodes (5nm and below)
- Experience with Cadence (Innovus, Genus) or Synopsys (Fusion Compiler) automated RTL-to-GDSII flows
- Experience with Synopsys PrimeTime and Cadence Tempus for timing signoff
- Experience with Pegasus or Calibre for physical verification signoff
- Experience with hierarchical timing budgeting, constraint management, and ECO closure
- Experience with Cadence Innovus for top-level assembly, routing, and layout fixes
- Deeply creative and able to think from first principles
Skills
Required:Full-chip physical designClocking and timing
Benefits
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Housing subsidy of $2.5k per month for those living within walking distance of the office
- Relocation support for those moving to San Jose (Santana Row)
- Various wellness benefits covering fitness, mental health, and more
- Daily lunch and dinner in our office
- Unlimited compute budget subject to ROI justification
Last updated Oct 15, 2026. Interested? Apply on the company site.
About Etched
Etched is building frontier inference clusters: co-designs chips, racks, software and manufacturing to push the pareto frontier for AI hardware.
frontier inference clustersAI hardwarechipsrackssoftwaremanufacturingparto frontier
More open roles at Etched
- Research Engineer, RL Frontiers4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Hardware)4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (ASIC)4d agoSan Jose · Software