ASIC Engineer, Power
Meta· Engineering
Hybrid (Sunnyvale, CA)$146k - $209kFull-timePosted 2mo ago
About the role
Meta is building custom silicon and this role focuses on power analysis and optimization flows for ASICs. You will work at the intersection of EDA tooling, physical design, and power methodology to enable accurate power modeling, reduction, and verification across Meta's custom ASIC designs.
Responsibilities
- Develop and maintain power analysis flows including dynamic and static power estimation, vectorless analysis, and power intent verification using industry-standard EDA tools
- Define and implement power methodology guidelines for RTL, synthesis, and physical design stages of the ASIC development flow
- Collaborate with RTL design, physical design, and verification teams to identify and resolve power hotspots and inefficiencies across custom ASIC designs
- Build and optimize EDA infrastructure scripts and automation frameworks to improve power signoff accuracy and turnaround time
- Evaluate and integrate commercial and internally developed EDA tools into the power analysis flow, providing technical assessments and recommendations
- Develop power intent specifications using UPF or CPF and ensure consistent application across design and implementation stages
- Establish power budgets and track power metrics across design milestones, communicating results and risks to cross-functional stakeholders
- Drive continuous improvement of power closure methodologies by analyzing results across multiple tape-outs and identifying systemic opportunities
- Provide technical guidance to other engineers on power analysis best practices, flow usage, and debug techniques
- Partner with EDA tool vendors to evaluate new capabilities and influence tool roadmaps to meet Meta silicon design requirements
Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of experience in ASIC design or physical design with a focus on power analysis, power optimization, or power signoff
- Experience developing or maintaining EDA flows for power analysis using tools such as Synopsys PrimePower, Cadence Voltus, or equivalent
- Experience with power intent specification languages such as UPF or CPF and their application across RTL-to-GDSII flows
- Experience scripting in Python, Tcl, or shell to build and automate EDA infrastructure workflows
- Experience collaborating across RTL design, physical design, and verification disciplines to drive power closure on complex ASIC designs
Skills
Required:Power analysis and optimizationUPF/CPFPythonTcl
Benefits
- Benefits information available at Meta careers site.
Last updated Oct 23, 2026. Interested? Apply on the company site.
About Meta
Shop the latest AI glasses and wearable technology from Meta.
Shop the latest AI glasses and wearable technology from Meta. Explore Ray-Ban Meta, Oakley Meta, display glasses, and cutting-edge VR headsets.
AI glassesOakley MetaRay-Ban MetaVR headsetsliquid-ai-recruiting-targetwearable technology
More open roles at Meta
- Research Scientist Intern, 3D-grounded Generalist Model for Robotics (PhD)3d agoRedmond, WA · Artificial Intelligence
- 3d ago
- Research Scientist Intern, Robotics - Meta Reality Labs Research (PhD)3d agoZurich, Switzerland · Artificial Intelligence
- 3d ago
- Product Designer, Instagram3d agoHybrid (New York, NY) · Design