Physical Design Engineer - Block Level, Subsystem Implementation
Austin$200k - $375kFull-timePosted 2mo ago
About the role
Physically implement block-level and subsystem designs from synthesis through GDSII sign-off, optimize PPA, collaborate with RTL designers, and supervise outsourced blocks for an AI hardware frontier inference company.
Responsibilities
- Own block-level and/or subsystem physical design end to end, including floorplanning, synthesis, placement, clock tree synthesis, and routing through GDSII.
- Drive block-level timing closure across all corners and modes, including constraint development, STA debug, and functional and timing ECO implementation.
- Close block-level signoff across EM, IR drop, RC extraction and correlation, and physical verification (DRC, LVS, antenna).
- Generate abstracts, views, and timing budgets for clean hierarchical integration of your blocks into the top level.
- Collaborate with RTL Designers and provide Physical Design feedback to improve PPA.
- Continuously improve the PPA of owned blocks and contribute learnings back into the shared RTL-to-GDSII flow.
- Supervise physical design work outsourced to 3rd party services and be accountable for the quality and closure of delivered blocks.
Qualifications
- 5-10+ years of previous experience with PD
- Tools, flow, and design methodology from RTL synthesis to GDSII sign-off
- Experience with back-end design and timing closure on advanced process nodes (5nm and below)
- Experience with Cadence (Innovus, Genus) or Synopsys (Fusion Compiler) automated RTL-to-GDSII flows
- Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)
- Experience with UPF-based low power design methodology, power verification, synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS, routing, IR drop, and EM/antenna analysis
- Scripting ability in Tcl, Python, or Perl for flow automation and debug
- Deeply creative and able to think from first principles
Skills
Required:Block-level physical designTiming closureSign-off toolsRTL-to-GDSII flowPower/low-power design
Nice to have:Scripting for automation
Benefits
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Various wellness benefits covering fitness, mental health, and more
- Daily lunch and dinner in our office
- Unlimited compute budget subject to ROI justification
Last updated Oct 15, 2026. Interested? Apply on the company site.
About Etched
Etched is building frontier inference clusters: co-designs chips, racks, software and manufacturing to push the pareto frontier for AI hardware.
frontier inference clustersAI hardwarechipsrackssoftwaremanufacturingparto frontier
More open roles at Etched
- Research Engineer, RL Frontiers4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Hardware)4d agoSan Jose · Software
- Internal Acceleration, Research Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (Kernels)4d agoSan Jose · Software
- Internal Acceleration, Engineer (ASIC)4d agoSan Jose · Software