← All roles

Design Verification Engineer

SambaNova· Hardware
Apply on company site
San Jose, CA$120k - $200kfull-timePosted 2mo ago

About the role

Design Verification Engineer role focused on RDU chip verification within SambaNova's AI inference platform. The team handles chip-level control, initialization, sequencing, state transitions, clocking, and recovery across subsystems. The role involves SystemVerilog/UVM verification environments, planning, debugging, and close collaboration with architects, RTL, firmware, and other verification teams.

Responsibilities

  • Develop and execute comprehensive verification plans for complex chip-level control and initialization features
  • Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage
  • Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems
  • Develop directed and constrained-random tests to identify architectural and implementation corner cases
  • Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure
  • Debug simulation and regression failures and work with design teams to root-cause and resolve issues
  • Analyze regression failures, functional and code coverage and drive verification to closure

Qualifications

  • B.S. in Computer Science, Computer Engineering, or related field
  • 5+ years relevant industry experience
  • Strong understanding of digital design, SoC architecture, and verification methodologies
  • Strong proficiency in SystemVerilog and UVM is required
  • Experience with constrained-random verification, functional coverage, and assertion-based verification
  • Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactions
  • Strong simulation debug and problem-solving skills
  • Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is required

Skills

Required:SystemVerilogUVMConstrained-random verificationFunctional coverageAssertionsScripting (Python, Perl, TCL, shell)

Benefits

  • Base Salary Range: $120,000—$200,000 USD annual
Last updated Sep 13, 2026. Interested? Apply on the company site.

About SambaNova

The Fastest AI Inference Platform

Discover SambaNova - the complete AI platform delivering the fastest AI inference, fine-tuning, and scalable solutions for agentic AI easily integrated into existing data center infrastructures.

DataflowOpenAI gpt-oss-120bRDUSambaCloudSambaManagedSambaRackSambaStackSovereign AI

More open roles at SambaNova