← All roles

Digital Design Engineer, Air Dominance and Strike

Anduril· Air Dominance & Strike : Air Dominance & Strike Hardware : Digital Design
Apply on company site
Costa Mesa, CA$146k - $194kPosted 2mo ago

About the role

FPGA/SoC design engineer role focused on RTL development for high-performance embedded avionics and mission-critical hardware within Anduril's Air Dominance and Strike Electrical Engineering Team.

Responsibilities

  • Design and implement RTL in VHDL, Verilog, or SystemVerilog for FPGA and SoC-based systems.
  • Translate system and hardware requirements into microarchitecture, interface definitions, and implementation plans.
  • Own FPGA designs or major functional blocks from architecture through integration, timing closure, and lab debug.
  • Develop and execute simulation, synthesis, and implementation flows, including timing and resource closure.
  • Debug functional, timing, and integration issues in simulation and on hardware.
  • Support board bring-up, lab validation, and system integration on target platforms.
  • Collaborate with hardware, embedded software, systems, and verification engineers to deliver complete solutions.
  • Participate in design reviews, code reviews, and technical documentation.
  • Contribute to reusable design practices, coding standards, and development workflows.
  • Support rapid prototyping while maintaining the engineering rigor required for production hardware.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
  • 2+ years of FPGA, ASIC, or closely related digital design experience.
  • Proficiency in VHDL and/or Verilog/SystemVerilog.
  • Hands-on experience with simulation, synthesis, implementation, and timing closure on modern FPGA platforms.
  • Hands-on debug experience in simulation and on hardware.
  • Strong digital design fundamentals, including clocking, resets, state machines, CDC awareness, and interface design.
  • Proficiency with Linux-based development environments, Git-based workflows, and Tcl and/or Python scripting.
  • Strong written and verbal communication skills.
  • Eligible to obtain and maintain an active U.S. Secret security clearance.

Skills

Required:RTL design (VHDL/Verilog/SystemVerilog)FPGA/SoC developmentSimulation, synthesis, timing closureLab bring-up and hardware debuggingCollaborative cross-domain teamwork

Benefits

  • Benefits package (comprehensive, competitive, available at little to no cost) including health, recovery, and related support.
Last updated Aug 26, 2026. Interested? Apply on the company site.

About Anduril

defense-aero-and-safetyliquid-ai-recruiting-targetsetter-30setter-30-2026-q1wing-list-2026wing-list-2026-giga-stage
Company profileWebsite

More open roles at Anduril