← All roles

Design Verification Engineer, Silicon

Meta· Engineering
Apply on company site
Sunnyvale, CA$146k - $209kFull-timePosted 4d ago

About the role

Design Verification Engineer on the silicon team responsible for ensuring functional correctness and quality of complex custom AR/VR chips, developing verification strategies and working with design, architecture, and software teams to bring high-performance, low-power silicon from specification to tape-out.

Responsibilities

  • Develop and own verification plans for digital logic blocks, subsystems or SoCs within custom AR/VR and AI silicon, covering functional coverage, corner cases, and compliance requirements
  • Design and implement constrained-random UVM testbenches to verify complex RTL designs including processors, interconnects, memory controllers, multimedia accelerators, AI accelerators and full SoCs
  • Define and close functional coverage models and code coverage metrics to ensure thorough verification of design intent
  • Collaborate with cross functional teams to define verification plans and close coverage
  • Develop and maintain simulation infrastructure, regression frameworks, and automated test frameworks to support continuous integration of design changes
  • Perform formal verification and property checking on critical design blocks to complement simulation-based verification
  • Debug failing simulations and regressions by analyzing waveforms, log files, and RTL code to root-cause design or testbench issues
  • Partner with post-silicon validation and firmware teams to develop pre-silicon test content that transitions to hardware bring-up
  • Contribute to verification methodology improvements, including reusable verification collaterals and shared infrastructure across the silicon team
  • Track and report verification progress, coverage closure status, and risk areas to design and program management stakeholders

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in digital design verification, including development of UVM-based constrained-random testbenches for RTL blocks, subsystems or SoCs
  • 6+ years of experience with hardware description and verification languages including SystemVerilog and/or VHDL
  • Experience with defining and closing functional coverage models and code coverage metrics for complex digital designs
  • Experience with debugging RTL simulations using waveform analysis tools and log-based root-cause analysis
  • Experience with scripting languages such as Python or Perl for test automation, regression management, or coverage analysis

Skills

Required:Verification planningConstrained-random UVM testbenchesSystemVerilog/VHDLFunctional/code coverageDebugging RTL simulationsPython/Perl scripting

Benefits

  • Benefits information mentioned in posting (see linked Meta benefits page)
Last updated Oct 23, 2026. Interested? Apply on the company site.

About Meta

Shop the latest AI glasses and wearable technology from Meta.

Shop the latest AI glasses and wearable technology from Meta. Explore Ray-Ban Meta, Oakley Meta, display glasses, and cutting-edge VR headsets.

AI glassesOakley MetaRay-Ban MetaVR headsetsliquid-ai-recruiting-targetwearable technology
Company profileWebsite

More open roles at Meta