Senior ASIC Verification Engineer - PMU
NVIDIA· Engineer, ASIC
Shanghaifull-timePosted 2mo ago
About the role
Senior ASIC Engineer to help architect and implement PMU (power management unit) for AI datacenter, collaborating with software and power architecture teams to define architecture, support silicon debug, and translate micro-architecture into RTL.
Responsibilities
- Collaborate with the production SW team and power arch team to define the architecture/micro-architecture for various power features.
- Learn how PMU's function impacts the system and support the silicon debug.
- Implement the micro-architecture to RTL design.
Qualifications
- BS / MS in electrical / computer engineering.
- 3+ years working experience, with preference given to those with MS or equivalent experience.
- Strong communication skills and proficient oral English since this role require frequent communication with external teams mainly in USA and India.
- Familiar with frontend ASIC design.
Skills
Required:architecture/micro-architecture definitionRTL designfrontend ASIC design
Nice to have:silicon debugging
Last updated Aug 7, 2026. Interested? Apply on the company site.
About NVIDIA
World Leader in AI Computing
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
AIautonomous vehiclesgaminggpugraphics cardhigh performance computingliquid-ai-recruiting-targetllm
More open roles at NVIDIA
- Senior Physical Verification Engineer3d agoEngineer, ASIC
- Senior System Software Engineer, Display Security3d agoEngineer, Sys SW
- Senior FPGA Prototyping Engineer - Hardware3d agoSanta Clara, CA · Engineer, ASIC
- Senior Product Engineer3d agoHybrid (Thailand) · Engineer, Product Development
- Senior Architect - Data Processing Systems, Analytics and Data Intelligence3d agoHybrid (Remote / Local) · Architect