SoC Edge-AI Design Verification Engineer
RemoteFull-timePosted 1mo ago
About the role
Be part of a Research and Development team at Google Cloud, building verification components and driving full life-cycle verification for digital designs in a cutting-edge hardware context.
Responsibilities
- Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Create and enhance constrained-random verification environments using SystemVerilog and Universal Verification Methodology (UVM), or formally verify designs with SystemVerilog Assertions (SVA) and industry leading formal tools.
- Identify and write all types of coverage measures for corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
Qualifications
- Bachelor's degree in Electrical Engineering or equivalent practical experience.
- 4 years of experience creating and using verification components and environments in standard verification methodology.
- Experience verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs.
Skills
Required:SystemVerilogUniversal Verification Methodology (UVM)
Nice to have:SystemVerilog Assertions (SVA)
Last updated Oct 23, 2026. Interested? Apply on the company site.
More open roles at Google
- Staff Network Security Engineer, Google Enterprise Network2d agoHybrid (Austin, TX; Sunnyvale, CA)
- Group Product Manager, Google Lens AI Shopping2d agoMountain View, CA, USA · Product Management
- UX Program Manager2d agoHybrid (New York, NY; San Bruno, CA) · UX Programs & Operations
- Senior Staff Software Engineer, Android Automotive OS2d agoHybrid (Kraków, Poland; Munich, Germany)
- 2d ago