Physical Design Engineer (RDSS Intern)
NVIDIA· Intern
Taiwan, HsinchuinternPosted 1mo ago
About the role
RDSS Intern position in Taiwan (Hsinchu) focusing on physical design of NVIDIA chips, including floorplanning, placement, routing, timing/power/noise optimization, verification, and flow automation.
Responsibilities
- Responsible for all aspects of physical design (Netlist to GDSII & Flow development) of all chips at NVIDIA. (including GeForce/Tegra/Tesla/Quadro)
- Work on floorplan(from top level to block level)
- Power/clock distribution
- Placement, routing (from top level to block level)
- Timing/power/noise/DFM optimization and analysis
- Chip assembly, and physical verification
- Flow automation, regression testing
- Work with EDA vendors on tool evaluation and improvement
- Develop inhouse tools and solutions
Qualifications
- MS in Microelectronics, EE, CS, or related major
- Courses taken in IC design or digital circuit design
- Knowledge of chip design, Place&Route
Skills
Required:IC designPlace&Route
Nice to have:EDA toolsPerl/Python/Tcl/Shell scripting
Last updated Sep 18, 2026. Interested? Apply on the company site.
About NVIDIA
World Leader in AI Computing
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
AIautonomous vehiclesgaminggpugraphics cardhigh performance computingliquid-ai-recruiting-targetllm
More open roles at NVIDIA
- Senior Physical Verification Engineer3d agoEngineer, ASIC
- Senior System Software Engineer, Display Security3d agoEngineer, Sys SW
- Senior FPGA Prototyping Engineer - Hardware3d agoSanta Clara, CA · Engineer, ASIC
- Senior Product Engineer3d agoHybrid (Thailand) · Engineer, Product Development
- Senior Architect - Data Processing Systems, Analytics and Data Intelligence3d agoHybrid (Remote / Local) · Architect