← All roles

Senior DFT Design/Micro Architect Engineer, Google Cloud

Google
Apply on company site
Bengaluru, Karnataka, IndiaFull-timePosted 1w ago

About the role

Design for Testing (DFT) micro-architect/design engineer focusing on TPU AI/ML hardware acceleration, with responsibilities spanning DFT strategy, validation, and IP insertion within ASIC/TPU development for Google Cloud.

Responsibilities

  • Develop DFT strategy and architecture (e.g., hierarchical DFT, DFT for high-speed I/Os, Analog DFT).
  • Develop and drive die-level DFT validation strategy, complete all Test Design Rule Checks (TDRC), and execute design changes to fix TDRC violations to achieve high test quality.
  • Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic BIST, TAP controller, Clock Control block, and other DFT IP blocks.
  • Document DFT architecture, test sequences, and boot-up sequences associated with test pins.
  • Generate and deliver production and debug patterns to the post-silicon engineering team, and run diagnosis for post-silicon support.

Qualifications

  • Bachelor's degree in Electrical Engineering, a related technical field, or equivalent practical experience.
  • 8 years of experience in the implementation and validation of DFT technologies.
  • Experience with multiple projects in DFT design and verification, DFT specification, definition, architecture, and insertion.
  • Experience with DFT techniques and tools, ASIC DFT synthesis, simulation, and verification flow.
  • Experience in leading DFT activities throughout an ASIC development flow.

Skills

Required:DFT strategy and architectureDFT validationDFT IP insertion
Last updated Oct 23, 2026. Interested? Apply on the company site.

About Google

Google Search homepage

llmtext-to-speechvoice-ai-stack
Company profileWebsite

More open roles at Google