← All roles

Senior Design Verification Engineer - Fabric Interconnect

Microsoft· Silicon Engineering
Apply on company site
Raleigh, NC, Hillsboro, OR, Mountain View, CA, Austin, TX$119.8k - $234.7kfull-timePosted 1w ago

About the role

Senior Design Verification Engineer to join the Verification & Validation team within Microsoft SCHIE/CSME, focused on integration-level verification of Fabric Top (CHI, PCIe/CXL traffic, configuration access) and related systems for Fabric Interconnect, leveraging UVM/SystemVerilog, automation, formal methods, and AI tools.

Responsibilities

  • Own or lead aspects of integration-level verification of Fabric Top, spanning coherency (e.g., CHI), PCIe/CXL traffic, and configuration access traffic
  • Learn about the design and interact with partner IP and SOC teams as well as VIP teams to define verification strategies and test plans
  • Develop UVM/System Verilog based verification environments at the integration level, and run and debug simulations to drive quality
  • Leverage Automation, Formal-based methods, and AI based approaches as an additional tool in the verification toolkit
  • Innovate to improve verification efficiency through methodologies or tools
  • Apply industry leading generative AI solutions to verification work
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.

Skills

Required:Coherent Hub Interface (CHI)UVM/SystemVerilog
Nice to have:AMBAPythonFormal-based verificationAI in verification

Benefits

  • This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Last updated Oct 16, 2026. Interested? Apply on the company site.

About Microsoft

Cloud ComputingConsumer ElectronicsSoftwareTechnologyliquid-ai-recruiting-target
Company profileWebsite

More open roles at Microsoft