Member of Technical Staff - Software
Architect Labs· Software
Palo AltoFull-timePosted 3mo ago
About the role
Architect Labs is seeking a Member of Technical Staff - Software to build the core platform for AI-driven chip design, owning the full stack and interfacing with chip engineers to integrate AI features and models.
Responsibilities
- Build the core platform powering AI-driven chip design; own the full stack and develop high-performance systems using TypeScript, Python, and modern frameworks.
- Integrate cutting-edge AI features and models in collaboration with the ML team.
- Design architecture for the platform and build seamless interfaces for chip engineers to interact with intelligent agents.
- Shape the developer experience end-to-end—from indexing massive codebases to building scalable databases.
- Ship features quickly, iterate daily, and influence multiple layers of a system redefining hardware development.
Qualifications
- BS/MS in Computer Science, Computer Engineering, Mathematics or related field.
- Proficiency in TypeScript, Python, & C++ and extensive full-stack experience.
- Strong full-stack/back-end experience; designing RESTful APIs; experience with relational or NoSQL databases.
- Familiarity with frontend component libraries and state management patterns.
- Experience developing AI coding agents.
- Proven track record of shipping features quickly and iterating based on feedback.
Skills
Required:TypeScriptPythonC++RESTful APIsDatabases (relational/NoSQL)Linux / DevOps toolingCI/CDAI coding agents
Benefits
- Competitive salary and equity
- Fast-paced startup with autonomy and visible impact
- Cutting-edge AI-driven chip design challenges
Last updated Sep 13, 2026. Interested? Apply on the company site.
About Architect Labs
Architect Labs
Architect is a frontier AI lab for chip design.
More open roles at Architect Labs
- Member of Technical Staff - Physical Design1mo agoPalo Alto · ASIC
- Member of Technical Staff - Formal Verification2mo agoPalo Alto · ASIC
- Microarchitect / RTL Design - Memory Subsystem2mo agoPalo Alto, Bangalore, India · Architecture
- Microarchitect / RTL Design - Interconnect & Fabric2mo agoPalo Alto · Architecture
- Member of Technical Staff - Microarchitectural Validation3mo agoBangalore, India · ASIC